This is a 32-bit 5-stage pipelined RISC-V CPU that supports basic instructions and some vector arithmetic. In order to tape out, gate level synthesis and APR are done as well. The simulation was done ...

Abstract: This work presents a simple integer-only instruction set architecture and microarchitecture derived from One Instruction Set Computers (OISCs) and embedding multiple execution modes ( mOISC) ...