RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model - (2023) Open RTL generation benchmark spanning Verilog, VHDL, and Chisel with syntax and functionality metrics.