Project-agnostic SystemVerilog formatter and design-rule checker. This repository is intended to be used as a git submodule under a host project, for example scripts/system_verilog_formatter. The host ...

input_dir: str = "data/synthetic_heterogeneous_pack_scaled", output_dir: str = "data/synthetic_heterogeneous_pack_scaled/normalized", ...