"A brief introduction to some of the scientific computing used in this course. In particular the NumPy scientific computing package and its use with python.\n", ...

LiteX is a Python "front-end" that generates Verilog netlists, and drives proprietary build "back-ends", such as Vivado or ISE, to create bitstreams ("gateware") for FPGAs. LiteX is relies on a Python ...