IEEE

Verilog Code Generation of Hierarchical Design Using LLMs

Abstract: Creating RTL hierarchy and generating module-by-module Verilog code, both through a large language model (LLM), are presented. (1) For RTL hierarchy, LLM is prompted to identify a list of ...