This directory contains Verilog HDL implementations of common digital circuits using gate-level modeling. Gate-level modeling describes digital circuits using Verilog primitive gates such as: Each ...